As the dimension of semiconductor devices shrunk into nanometer scale [1] , fluctuations of electrical characteristics are especially pronounced [2] [3] [4] . Fluctuation of threshold voltage is crucial for the circuit design; in particular, for the issues of design window, yield, noise margin, stability, and reliability of ultra large-scale integration circuits. Therefore, new planar-compatible transistor structure such as thinburied-oxide (TBO) SOI [5] MOSFET and TBO SOI [5], shown in Fig. 1 . Thus, the variance of the threshold voltage of nanoscale MOSFET and TBO SOI are calculated with respect to different physical quantities including random dopant. This quantum mechanical correction approach successfully considers the effect of the random dopant and structure-dimension effect on the threshold voltage fluctuation. Furthermore, we apply the statistical approaches to evaluate the effect of σ Vt,Lg and σ Vt,LER , and the magnitude of gate length deviation and line edge roughness are extracted from the projections of ITRS roadmap 2005 for different technology nodes. According to a prediction of realistic silicon data, we simulate the Vt roll-off versus Lg, and randomly generate testing sets, where the standard deviation of each set is 3σ Lg = 1.9 nm for the 45 nm node and 3σ Lg = 1.3 nm for 32 nm technology node. We then calculate the σ Vt,Lg among all testing sets to get the maximum one as our result. With this similar idea, we divide the channel into several sections and randomly assign a length to each section corresponding to CD SEM samples of fabricated devices. The deviation of line edge roughness follows the rule 3σ LER = 2.4 nm for 45 nm node and 3σ LER = 1.7 nm for 32 nm node and then σ Vt,LER is computed. Figure 2 shows the computed Vt fluctuation components for planar poly-gate MOSFET with nominal gate length of 35 nm. In this case, the effects of gate length deviation and line edge roughness exceed random doping fluctuation when Lg less than 25 nm, and dominate the total fluctuations in small gate length. Result shows that the σ vt,LER could be about 1.5 times larger than σ vt,RD . Figure 3 shows the standard deviation of Vt versus the equivalent oxide thickness (EOT) for a 35 nm MOSFET. It is found that when EOT decreases, all the fluctuation components decrease. EOT significantly dominates σ vt,RD , because EOT decrease implies a better channel controllability. Figures 4 and 5 show a comparison of all fluctuation components for the three different devices. As shown in Fig. 4 , metal-gate + high-κ MOSFET can reduce the random dopant-induced fluctuation, so it has a smaller total fluctuation compared with the result of polygate MOSFET. Reduction directly attributes to a low channel doping in metal gate structure. From Fig. 5 , it is found that effect of Lg on Vt fluctuation is suppressed according to structure's nature. However, σ vt,RD is a little bit larger than that of metal-gate + high-κ MOSFET due to existing channel doping. Figure 6 shows a comparison of total fluctuation for poly-gate MOSFET, metal-gate + high-κ (gate material) MOSFET, and TBO SOI devices. The TBO SOI has the smallest fluctuation among all devices due to it has a quasi double-gate structure. Therefore, it not only suppresses the short channel effect but also improves gate channel controllability than that of other two structures.
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